

Using Probabilistic Model Rollouts to Boost the Sample Efficiency of Reinforcement Learning for Automated Analog Circuit Sizing

Mohsen Ahmadzadeh, Georges G.E. Gielen
ESAT-MICAS, KU Leuven, 3001 Leuven, Belgium
{mohsen.ahmadzadeh, georges.gielen}@kuleuven.be

ABSTRACT

Despite recent advances in algorithms, such as the use of reinforcement learning, analog circuit sizing optimization remains a challenging task that demands numerous circuit simulations, hence extensive CPU times. This paper introduces the application of Model-Based Policy Optimization (MBPO) to highly boost the sample efficiency of reinforcement learning for analog circuit sizing. This method leverages an ensemble of probabilistic dynamic models to generate short rollouts branched from real data for a fast but extensive exploration of the design space, thereby speeding up the learning process of the reinforcement learning agent and improving its convergence. Integrated in the Twin Delayed DDPG (TD3) algorithm, our new model-based TD3 (MBTD3) approach is validated on analog circuits of different complexity, outperforming the existing model-free TD3 method by achieving power/area-optimal design solutions within up to $\sim 3\times$ fewer simulations and half the run time. In addition, for larger analog circuits, we present a multi-agent version of MBTD3, in which multiple simultaneous agents use global probabilistic models for sizing the different sub-blocks within the circuit. Demonstrated for a complex data receiver circuit, it surpasses the model-free multi-agent TD3 method with $\sim 2\times$ less simulations and half the run time. The proposed novel algorithms clearly boost the efficiency of automated analog circuit sizing.

KEYWORDS

Circuit design automation, Model based policy optimization, Twin delayed deep deterministic policy gradient, Analog circuit sizing

ACM Reference Format:

Mohsen Ahmadzadeh, Georges G.E. Gielen. 2024. Using Probabilistic Model Rollouts to Boost the Sample Efficiency of Reinforcement Learning for Automated Analog Circuit Sizing. In *61st ACM/IEEE Design Automation Conference (DAC '24)*, June 23–27, 2024, San Francisco, CA, USA. ACM, New York, NY, USA, 6 pages. <https://doi.org/10.1145/3649329.3657335>

1 INTRODUCTION

Analog/mixed-signal circuits are an essential part of any electronic system that requires interaction with the outside physical world. Applications include internet of things (IoT), biomedical, imaging, telecom systems and many more. While the core of most electronic systems consists of digital circuits, the analog part, despite occupying a minor




Figure 1: TD3-based MBPO for circuit sizing

fraction of the chip area, is still a main bottleneck in design efforts due to the absence of efficient and widely adopted automation tools [1]. Within the analog design cycle, circuit sizing is notably time-consuming and labor-intensive because of its high dimensionality of the design space. Many simulation-based methods have been proposed in recent decades [2] to address this, using black-box optimization tools such as Genetic Algorithms (GA) [3, 4] and Bayesian Optimization (BO) [5, 6]. However, for complex problems, GAs demand a vast number of simulations and offer no guaranteed convergence due to their inherent stochasticity [7]. Similarly, the Gaussian Processes (GPs) used in BO for design space modeling suffer from cubic computational scaling, making them computation and runtime expensive with increasing circuit dimensionality. [8, 9]. Therefore, these algorithms are mostly useful for circuit problems of less than around 20 dimensions [9].

Recent approaches in analog circuit sizing automation employ Reinforcement Learning (RL) or RL-inspired algorithms, and have been shown to be more sample-efficient and less time consuming [7, 10–18]. Particularly, actor-critic RL methods like Deep Deterministic Policy Gradients (DDPG) have been shown to be efficient in sizing analog circuits [10–12, 14–16]. Especially the Twin Delayed DDPG (TD3) of [16] is a robust actor-critic agent for circuit sizing. That work has also adopted a multi-agent RL (MARL) approach for sizing complex circuits comprised of several sub-blocks.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

DAC '24, June 23–27, 2024, San Francisco, CA, USA

© 2024 Copyright held by the owner/author(s). Publication rights licensed to ACM.

ACM ISBN 979-8-4007-0601-1/24/06

<https://doi.org/10.1145/3649329.3657335>




Figure 2: Detailed diagram of the MBTD3 algorithm for analog circuit sizing.

Despite their advances, these methods still require a large number of simulations, which hinders scaling them to truly complex circuits. The difficulty of data collection in complex physical systems has also led RL researchers to devise advanced sample-efficient model-based methods [19, 20]. Such methods can explore the design space faster by generating short rollouts using environment models that are locally trained and updated during the learning process. The main challenge is that model accuracy becomes a bottleneck to the quality of solutions by gradually injecting destructive bias into the policy. To solve this problem, MBPO [20] has shown significant sample efficiency through two key strategies: 1) using an ensemble of probabilistic dynamic models for addressing both aleatoric and epistemic uncertainties, and 2) generating numerous short trajectories branched from randomly selected past experiences and using them in a combination with real data for updating the actor and critic networks at each step. These techniques have helped MBPO in mitigating the usual pitfalls of model bias injection, leading to similar monotonic improvements as in model-free methods. In this paper, we will demonstrate that a TD3-based MBPO (Figure 1) is a powerful RL agent in sizing analog circuits. We will also show the applicability of model-based TD3 in multi-agent schemes.

The main contributions and features of this paper are therefore:

(1) We develop a TD3-based MBPO agent. This model-based TD3 (MBTD3) extracts several short trajectory rollouts using an ensemble of performance models at each step. A combination of such model-generated transitions and real simulated data is used for updating the agent's neural networks at each environment step, which leads to a considerable speedup of the learning process.

(2) We also exploit the probabilistic performance models for improved exploration of the solution space and find better design solutions.

(3) We develop a multi-agent variant of the MBTD3 (MA-MBTD3) and leverage it for sizing a complex data receiver circuit.

(4) We experimentally demonstrate that MBTD3 outperforms model-free TD3 in sizing two operational amplifiers with different levels of complexity by reaching more optimal solutions in up to approximately three times fewer simulations and two times lower runtime. We also show that MA-MBTD3 reaches optimal solutions for a complex data receiver circuit with $\sim 2\times$ lower simulation count and runtime.

The paper is organized as follows. In Section II, we will explain the detailed structure of the MBTD3 framework and its multi-agent variant. In section III, we will demonstrate the experimental results of both MBTD3 and MA-MBTD3. Finally, we will conclude the paper in section IV.

2 METHODOLOGY

A. Reinforcement Learning Formulation of Circuit Sizing

To formulate our Reinforcement Learning framework, we need three key elements: 1) the objective Figure-of-Merit (FoM) for the reward signal, 2) the features defining the state space, and 3) the design parameters to be tuned as the actions:

Reward. We use the following FoM as our reward signal (r), which is inspired by [7] with some small modifications:

$$z_y = \frac{y - y^*}{y + y^*} \rightarrow r_y = \begin{cases} \min(z_y, 0), & y \in Y_L \\ -\max(z_y, 0), & y \in Y_U \end{cases} \rightarrow r_H = \sum_{y \in Y} r_y$$

$$o_t = \frac{t - t^*}{t + t^*} \rightarrow r_t = o_t \rightarrow r_T = \sum_{t \in T} r_t \quad (1)$$

$$FoM = \begin{cases} r_H - \alpha \times r_T, & \text{if } r_H < 0 \\ 0.3 - \beta \times r_T, & \text{if } r_H = 0 \end{cases}$$

where Y is the set of all hard constrained specifications, whether with lower boundaries Y_L or upper boundaries Y_U . T is the set of optimization targets, r_H is the total reward from all hard specifications, r_T is the total reward from all optimization targets, α is a small value (0.05 in our experiments) and β scales the influence of the optimization

targets on the success rewards (1.0 in our experiments). The y^* and t^* terms set objective thresholds for hard constraints and normalization values for the optimization targets, respectively.

State Space. The state of the circuit at each step consists of the list of the normalized terms of all specifications (both hard constraints and optimization targets):

$$s = [z_1, \dots, z_Y, o_1, \dots, o_T] \quad (2)$$

Action Space. The action at each step consists of assigning a value to all the design parameters that need to be tuned (sized). These involve the width (W), length (L), and multiplier (m) for each transistor; as well as the resistance (R), the capacitance (C), and any biasing voltages (V_i) in the circuit:

$$a = [W_1, L_1, m_1, \dots, W_n, L_n, m_n, R_1, R_2, \dots, C_1, C_2, \dots, V_1, V_2, \dots] \quad (3)$$

The predicted actions by the RL agent are in the range of $[-1, 1]$ and must be refined to the real range of the design parameters for all simulations.

B. MBTD3 Framework

In MBPO, probabilistic neural networks are used as performance models. These neural networks are designed to learn and provide the mean and the variance of a Gaussian distribution for each output during training. As a result, they produce a distribution of possible outputs, rather than a single deterministic output, reflecting the uncertainty. Using an ensemble of these models (n_m models) for data generation can further mitigate epistemic uncertainty. In our MBTD3 framework, as shown in Figure 2, we utilize these models for both accelerating the policy optimization and also exploring around the current optimal solutions to find potential better candidates. Each model is expected to receive the current state and the selected action (s, a) as input, and outputs the mean and variance of a predicted next state s' [19, 20]:

$$p_\theta^i(s'|s, a) = \mathcal{N}(\mu_\theta^i(s, a), \Sigma_\theta^i(s, a)) \quad (4)$$

in which the mean μ_θ and the diagonal matrix of covariances Σ_θ are parameterized by θ as they are outputs of the neural network. Assuming a batch of N_b real transitions, if (s_n, a_n) is the state-action pair of each transition and $s_{n'}$ is its true next state, then the loss function used for training such networks is:

$$L_p(\theta) = \sum_{n=1}^{N_b} \left[\left[\mu_\theta(s_n, a_n) - s'_{n'} \right]^T \Sigma_\theta^{-1}(s_n, a_n) \left[\mu_\theta(s_n, a_n) - s'_{n'} \right] + \log \det \Sigma_\theta(s_n, a_n) \right] \quad (5)$$

In the first term of this loss function, the mean errors are weighted inversely by the variances to penalize confident errors more. In the second term, the determinant of the variances is considered to discourage general large variances, promoting predictions that are both accurate and confident.

In TD3, after w warmup steps (~ 100 -200), the Actor and Critic networks are updated using a random batch from the previous data stored in the replay buffer $\mathcal{D}_{real}$. In MBTD3, models are trained/updated after each U steps. Then, after each R steps, these models are used to roll out M short k -step trajectories starting from randomly selected previous transitions. During each step of these k -steps, one of the models with less uncertainty is selected at random, allowing for different transitions along a single rollout to be sampled from different dynamics models. These model-generated transitions are stored in

Algorithm 1: MBTD3 for circuit sizing

```

1 Initialize actor network  $\pi(s|\theta^\pi)$ , two critics networks  $Q_i(s, a|\theta_i^Q)$ ,  $n_m$ 
  predictive models  $p_\theta$ , empty real buffer  $\mathcal{D}_{real}$  and model buffer  $\mathcal{D}_{model}$ ,
  Optimal Solutions Storage  $O_s \leftarrow \emptyset$ , *
2 for  $t = 1$  to  $T$  do
3   Select action  $a$  using actor  $\pi(s|\theta^\pi)$  and exploration noise
4   Simulate this action, obtain next state  $s'$  and reward  $r$ 
5   Store this transition  $(s, a, s', r)$  in  $\mathcal{D}_{real}$ 
6   if  $size(\mathcal{D}_{real}) > w$  then
7     if  $t \bmod U = 0$  then
8       Train/update models  $p_\theta$  on  $\mathcal{D}_{real}$  with the loss  $L_p(\theta)$  in Eq. 5
9     if  $t \bmod R = 0$  then
10      for  $M$  model rollouts do
11        Sample  $s_t$  uniformly at random from  $\mathcal{D}_{real}$ 
12        Choose  $e$  least uncertain models from the  $n_m$  models
13        for  $k$ -steps do
14          Sample action  $a_t$  using the actor
15          Input  $(s_t, a_t)$  into models; obtain means and variances
16          Randomly select one of the  $e$  least uncertain models
17          Obtain next state  $s'_t$  using that model, get reward  $r$ 
18          Add this transition  $(s_t, a_t, r, s'_t)$  to  $\mathcal{D}_{model}$ 
19          Consider  $s'_t$  as the new  $s_t$ 
20        Pick  $\epsilon B$  samples from  $\mathcal{D}_{model}$  and  $(1 - \epsilon)B$  from  $\mathcal{D}_{real}$ 
21        Obtain target action;  $a'_k \leftarrow \mu(s'|\theta^\mu) + \text{exploration noise}$ 
22        Compute target values;  $V_i = Q_i(s', a'|\theta_i^Q)$ ,  $i = 1, 2$ 
23        Compute the TD3 target value;  $V = r + \gamma \cdot \min(V_1, V_2)$ 
24        Update the critic networks by minimizing loss functions:
           $L(\theta_i^Q) \leftarrow \frac{1}{R} \sum (V_i - V)^2$ ,  $i = 1, 2$ 
25      if  $t \bmod d = 0$  then
26        Update actor network by minimizing loss function:
           $L(\theta^\pi) \leftarrow -\frac{1}{B} \sum V_i \cdot \nabla_{\theta^\pi} \mu(s|\theta^\pi)$ 
27      Update and reorganize the Optimal Solutions Storage  $O_s$ 
28      if  $t \bmod \psi = 0$  and  $O_s \neq \emptyset$  then
29        Run the Optimal Neighborhood Exploration of Algorithm 2

// *  $\epsilon$ : portion of model-generated data in the updating batch,  $e$ : number of
  least uncertain models,  $d$ : frequency of updating the actor network,  $\psi$ :
  frequency of using Optimal Neighborhood Exploration

```

Algorithm 2: Optimal Neighborhood Exploration

```

1 for each optimal solution  $(a, r)$  in  $O_s$  do
2    $C \leftarrow \emptyset$ 
3   for  $S$  samples do
4      $a_c \leftarrow$  uniformly select random action within  $(a - \rho, a + \rho)$ 
5     Input  $a_c$  to all models and obtain collective average results; average  $\mu_c$ 
      and average uncertainty  $\sigma_c \rightarrow$  reward  $r_c$ 
6     if  $r_c > r$  then
7       Add  $(a_c, \sigma_c, r_c)$  to  $C$ 
8    $X \leftarrow$  Select top  $n$  candidates with highest rewards from  $C$ 
9   Find the candidate  $a_o$  with least uncertainty  $\sigma_o$  from  $X$ 
10  Simulate  $a_o$  and obtain real reward  $r_o$ 
11  if  $r_o > r$  then
12    Add  $a_o$  to  $O_s$ 

```

another replay buffer $\mathcal{D}_{model}$. Then, at each policy optimization step, a combination of these real and generated transitions is selected as the batch (B) of data for updating the Actor and Critic networks. In other words, for better handling of the bias of the models, at each policy optimization step, MBTD3 selects a portion of the batch from generated data ($\mathcal{D}_{model}$), and the remaining portion is chosen from real data ($\mathcal{D}_{real}$). This pessimistic approach in using generated trajectories, however, significantly assists the agent in faster observing unexplored spaces and therefore speeds up the policy optimization

Algorithm 3: MA-MBTD3 for complex circuits

```

1 Initialize actor and critic networks of  $N$  agents, global probabilistic models  $P_\theta$ ,
  buffers  $D_{real}$  and  $D_{model}$ , optimal storage  $O_s \leftarrow \emptyset$ 
2 Perform  $W$  warmup steps to initialize  $D_{real}$ 
3 for  $t = 1$  to  $T$  do
4   if  $t \bmod U = 0$  then
5     Train/Update global models  $P_\theta$  on  $D_{real}$ 
6     Take actions  $(a_1, a_2, \dots, a_N)$  using  $N$  agent actors
7     Simulate all actions and obtain next state
8     Obtain reward  $r = (r_1, r_2, \dots, r_N)$ ; add transition to  $D_{real}$ 
9   if  $t \bmod R = 0$  then
10    for  $M$  model rollouts do
11      sample  $s_t$  uniformly at random from  $D_{real}$ 
12      for  $k$ -steps do
13        Take action  $a_t = (a_{1,t}, a_{2,t}, \dots, a_{N,t})$  using  $N$  agents
14        Input  $(s_t, a_t)$  to  $P_\theta$ ; obtain  $s'_t$  and  $r_t = (r_{1,t}, r_{2,t}, \dots, r_{N,t})$ 
15        Add this transition to  $D_{model}$  and  $s_t = s'_t$ 
16    Update actor and critic networks of all  $N$  agents using  $\epsilon B$  samples from
       $D_{model}$  and  $(1 - \epsilon)B$  samples from  $D_{real}$ 
17    Update and reorganize  $O_s$ ; Run Algorithm 2 every  $\psi$  steps
    
```

[20]. Algorithm 1 explains the different steps of MBTD3; U , R , M , and k are hyper-parameters to be tuned in this algorithm. In particular, we gradually increase the length of the rollouts (k) from 1 step to 5 steps during the learning process. We train and update an ensemble of seven ($n_m = 7$) neural networks (each having 4 hidden layers of 100 neurons) and pick the five least uncertain models ($e = 5$) for rollout generation.

Optimal Neighborhood Exploration. To optimize the solution space exploration, as shown in Algorithm 2 and Figure 2, we leverage performance models to identify promising candidates near the current optimal solutions, incorporating the uncertainty representation to prioritize high-reward, low-uncertainty options. This algorithm is part of the MBTD3 framework and selects N points within a radius ρ of each optimal solution, evaluates them through the probabilistic models, and chooses the top n candidates with predicted rewards higher than that of the original solution. From these, MBTD3 picks the candidate with minimal average uncertainty, simulates it, and integrates any successful outcomes into the optimal solution storage (O_s). This process is executed every ψ steps. In our experiments, N , n , and ψ are set to 100, 5, and 100, respectively.

C. Multi-Agent MBTD3

For sizing complex circuits consisting of several sub-blocks, we have implemented a multi-agent version of model-based TD3 (MA-MBTD3). A complex analog circuit is divided into smaller sub-blocks using topology and design knowledge, with key nodes creating boundaries for relatively independent current and voltage behaviors [16]. We assign each sub-block to a separate TD3 agent like in MATD3 [16]. The reward engineering is similar to Eq. (1) for each agent. We use global probabilistic models for all sub-blocks that try to mimic the simulator and predict an estimate of the outputs of all sub-blocks. All different agents have access to these global models when generating rollouts. Algorithm 3 and Figure 3 demonstrate our MA-MBTD3 method for sizing complex circuits. For the reward of each block, we consider its own reward (r^i) added to a second reward term that comes from the general specifications of the entire circuit weighed by a coefficient γ (0.3 in our experiments): $R^i = \gamma R_G + r^i$. The total FoM is then the sum of all R^i terms ($R_T = \sum R^i$).




Figure 3: Multi-agent MBTD3 for sizing a complex circuit.

3 EXPERIMENTAL RESULTS

A. Sizing Operational Amplifiers

Our experiments are done in the 45nm BSIM predictive technology [21] with $V_{DD} = 1.2V$. For the area calculation, we consider an estimate of the active area for each set of actions (no layout considerations). We run the algorithms on a server with Intel® Xeon® Silver 4110 CPU and Nvidia GeForce RTX 2080ti GPU. We first show the efficacy and efficiency of our MBTD3 algorithm on two amplifier circuits: a basic two-stage opamp (Figure 4-a), and a folded-cascode opamp with common-mode feedback (CMFB) (Figure 5-a). We compare MBTD3 with the baseline model-free TD3 agent as well as with the NSGA-II genetic algorithm used in [4]. We limit these experiments to 7 hours.

For the two operational amplifier circuits, we have considered six hard specification constraints; Gain, Phase Margin, Unity Gain Bandwidth, Slew Rate, Settling Time, and Output Noise; and we aim for the minimization of the total current (or power consumption) and the area. We search for the optimum transistor sizing parameters (W , L , m), resistor values (R) and capacitor values (C) in both circuits and, for the folded-cascode opamp, also for some biasing voltages. The ranges of the different design variables are; $W=[0.25, 5] \mu m$, $L=[45, 225] nm$, $m=[1, 25]$, $C=[0.1, 10] pF$, Miller resistor $R_c = [100, 10k] \Omega$, CMFB resistor $R = [1k, 1M] \Omega$, and biasing voltages $V_i = [0, 1.2] V$. The reference current i_{bias} is 30 μA , and the capacitive loads C_L are 10 pF . The basic two-stage opamp is a simpler circuit with 20 optimization parameters. The folded-cascode opamp has a more complicated structure with 48 optimization parameters.

Table 1 shows a summary of the results obtained by all the algorithms: the values reached for the constrained performances, the

Table 1: Performance comparison for the opamps

Performance	two-stage opamp			folded-cascode opamp		
	target	TD3	MBTD3	Target	TD3	MBTD3
Gain	200	221	237	350	417	455
Phase Margin (°)	60	78	75	60	64	67
Unity GBW (MHz)	1	19	24	10	178	186
Slew Rate (V/ μsec)	15	28	26	15	18.2	24.2
Settling Time (μsec)	3	2.45	1.86	2	1.79	1.27
Out. Noise (mV_{rms})	10	7.4	5.6	30	26.7	23.6
Total Current (mA)	-	0.107	0.103	-	1.52	1.48
Area ($\times 10^{-3} mm^2$)	-	1.081	1.01	-	22.15	21.56
FoM	-	0.78	0.9	-	0.79	0.81
# Simulations	-	2926	1452	-	4283	1417
Runtime (hours)	-	2.24	1.65	-	3.57	1.74




Figure 4: a) Schematic of the two-stage opamp, b) learning curves of algorithms, c) comparison of the optimal solution fronts




Figure 5: a) Schematic of the folded-cascode opamp, b) learning curves, c) comparison of the optimal solution fronts

achieved optimization targets, the FoM reward achieved, the number of simulations executed, and the used runtime. Our reward shaping helps in first encouraging the agent to mostly focus on satisfying the hard constraints and afterwards (instead of over-optimizing all specifications) to mainly search for solutions with less total current and area. The sample efficiency results of our MBTD3 algorithm, compared to the baseline model-free TD3 and the Genetic Algorithm, are plotted in Figures 4-b and 5-b. As discussed in the previous section, we keep track of the Pareto front with optimal solutions during the process. Therefore, in Figures 4-c and 5-c, we show a comparison of the optimal current-area Pareto fronts achieved by the model-free TD3 and our MBTD3 after 5k simulations. Furthermore, we compare the results and performances between our MBTD3 and the model-free TD3, at the point of maximum FoM achieved by the model-free TD3. The corresponding point selected for comparison from the MBTD3 results already has a higher FoM than that of the model-free TD3. Therefore, the sample efficiency and runtime improvements (as can be seen from Figures 4-b, 5-b) may even be better at other points. Yet, in this comparison, MBTD3 reaches better solutions with 2.01 (3.37) times fewer simulations and 26.3% (48.7%) less runtime for the two-stage (folded-cascode) opamp. One environment step in MBTD3 requires more time than in the model-free TD3 because of the computation overload. Therefore, for more complex circuits where the simulation time is higher, the runtime benefits of MBTD3 are even higher.

B. Sizing a complex Data Receiver circuit

In the next step, we consider sizing a full data receiver to showcase the scalability of our method with the multi-agent approach. The data receiver circuit of Figure 6-a is designed to be employed at the front end of an off-chip DRAM (DDR4) for receiving and amplifying data transmitted by the processor. The circuit is composed of three sub-blocks and therefore we leverage MA-MBTD3 for sizing it (Figure 3). We compare our results with the baseline model-free MATD3 and the single-agent TD3, as well as our single-agent MBTD3. Because of the longer simulation times for the data receiver circuit, we run each algorithm for 20 hours.

The data receiver circuit has a total of 66 design parameters. The system must function at a maximum frequency of 2.133 GHz with other hard constraints summarized in Table 2. The receiver topology begins with a pre-amplifier block, followed by RCV1 as a buffer stage with CMFB, and RCV2 (with a NAND gate) for gain maximization. There are two hard constraints that need more specific considerations: 1) input common-mode voltage (ICMV): the sub-blocks need to be functional in a range of input common-mode voltages. For handling this, we consider the lower bound (\$V_l\$), the upper bound (\$V_u\$), and the middle value (\$V_m\$) of the specified ICMV. Then, at each environment step, we randomly select one of these voltages for simulation and reward evaluation. Whenever the hard constraints are met, the other two voltages are also tested and the reward is averaged across these ICMV scenarios.

2) output common-mode voltage (OCMV): The output common-mode voltage specification is also a range of voltages (\$V_{lb}\$, \$V_{ub}\$). To address this kind of specification, we consider the following normalization and rewarding term:

$$z_{ocm} = \frac{V_{ocm}}{V_{DD}} - 1, r_{ocm} = \begin{cases} 0 & ; V_{lb} < V_{ocm} < V_{ub} \\ -\left| \frac{\left(\frac{2 \times V_{ocm}}{V_{ub} + V_{lb}} \right) - 1}{\frac{V_{DD}}{V_{ub}} - 1} \right| & \text{otherwise} \end{cases} \quad (6)$$

in which \$V_{ocm}\$ is the output voltage measured after simulation, \$z_{ocm}\$ is the normalized term used in the state definition, and \$r_{ocm}\$ is the reward assigned to this specification in the total reward of the hard constraints (\$r_H\$ in Eq. (1)).

In addition, for this receiver circuit, there is one more optimization target; the gain of the last stage. Therefore, there are three optimization targets for this system in our experiments. Figure 6-b shows the FoM results reached using model-based and model-free MATD3, as well as their single-agent counterparts. As can be seen, MA-MBTD3 reaches the first solution (all hard constraints satisfied) in approximately half of the simulations and runtime. Also, we show the three (two by two) optimal fronts of the targets (after 10k simulations) (Figure 6-c, d, e). Finally, in Table 2, a comparison is shown of the results and simulation counts at the maximum FoM reached by the model-free MATD3. These




Figure 6: a) Schematics of the data receiver circuit; b) learning curves; c) current vs. area optimal fronts; d) RCV2 gain vs. current optimal fronts; e) RCV2 gain vs. area optimal fronts

results all indicate that for complex circuits, MA-MBTD3 requires significantly fewer simulations and computation time to reach the optimal solutions.

4 CONCLUSION

A model-based policy optimization with twin-delayed deep deterministic policy gradient has been proposed for boosting the sample efficiency in analog circuit sizing optimization. We have shown that using an ensemble of probabilistic models for generating short synthetic rollouts and exploring the design space results in significantly

Table 2: Per-block design constraints of the data receiver and general performance results

Spec.	Pre-Amp.	RCV1	RCV2
Max. Freq. (GHz)	>2.133	>2.133	>2.133
Gain	>1	>1	Maximize
ICMV (V)	0.15-0.3	0.15-0.3	$\leq \text{OCMV}_{RCV1}$
OCMV (V)	0.15-0.3	0.28-0.32	0.3-0.4
Performance	Target	MATD3	MA-MBTD3
Frequency (GHz)	>2.133	2.193	2.487
Differential Slew Rate (V/nsec)	>6	6.6	7.3
RCV2 Gain	-	75	92
Total Current (mA)	-	6.8	5.4
Area ($\times 10^{-3} \text{ mm}^2$)	-	3.1	2.3
FoM	-	1.52	1.94
#Simulations	-	8620	4598
Runtime (hours)	-	14.33	7.9

faster convergence towards power/area-optimal fronts. Also, a multi-agent reinforcement learning scheme with probabilistic model rollouts has been proposed for the sizing of complex circuits consisting of multiple sub-blocks. Our methods yield $\sim 3\times$ improvement in sample efficiency and $\sim 2\times$ in computation time, paving the way for more efficient reinforcement learning-based design automation of analog circuits.

ACKNOWLEDGMENTS

This work was funded by the European Research Council (ERC) under the Horizon 2020 program (grant n° 101019982 - AnalogCreate). The authors would also like to thank Jan Lappas and Professor Norbert Wehn from the University of Kaiserslautern-Landau for providing the data receiver circuit.

REFERENCES

- [1] Manuel Barros et al. *Analog Circuits and Systems Optimization based on Evolutionary Computation Techniques*, volume 294 of *Studies in Computational Intelligence*. Springer Berlin Heidelberg.
- [2] Georges Gielen et al. Computer-aided design of analog and mixed-signal integrated circuits. *Proceedings of the IEEE*, 88(12):1825–1854, 2000.
- [3] Glenn Wolfe et al. Extraction and use of neural network models in automated synthesis of operational amplifiers. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 22(2):198–212, 2003.
- [4] Tiago Pessoa et al. Enhanced analog and RF IC sizing methodology using PCA and NSGA-II optimization kernel. In *2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, pages 660–665. IEEE.
- [5] Wenlong Lyu et al. Batch bayesian optimization via multi-objective acquisition ensemble for automated analog circuit design. In *International conference on machine learning*, pages 3306–3314. PMLR, 2018.
- [6] Bo Liu et al. Gaspad: A general and efficient mm-wave integrated circuit synthesis method based on surrogate model assisted evolutionary algorithm. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 33(2):169–182, 2014.
- [7] Keertana Settaluri et al. Autockt: Deep reinforcement learning of analog circuit designs. In *2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, pages 490–495. IEEE, 2020.
- [8] Bobak Shahriari et al. Taking the human out of the loop: A review of bayesian optimization. *Proceedings of the IEEE*, 104(1):148–175, 2015.
- [9] Peter Frazier et al. A tutorial on bayesian optimization. *arXiv preprint arXiv:1807.02811*, 2018.
- [10] Hanrui Wang et al. Learning to design circuits. In *NeurIPS Machine Learning for Systems Workshop*, 2018.
- [11] Hanrui Wang et al. GCN-RL circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learning. In *2020 57th ACM/IEEE Design Automation Conference (DAC)*, pages 1–6. IEEE, 2020.
- [12] N.S. Karthik Somayaji, Hanbin Hu, and Peng Li. Prioritized reinforcement learning for analog circuit optimization with design knowledge. In *2021 58th ACM/IEEE Design Automation Conference (DAC)*, pages 1231–1236. IEEE.
- [13] Kai Yang et al. Trust-region method with deep reinforcement learning in analog design space exploration. In *2021 58th ACM/IEEE Design Automation Conference (DAC)*. IEEE.
- [14] Wei Shi et al. Robustanalog: Fast variation-aware analog circuit design via multi-task rl. In *Proceedings of the 2022 ACM/IEEE Workshop on Machine Learning for CAD*, pages 35–41, 2022.
- [15] Minjeong Choi et al. Reinforcement learning-based analog circuit optimizer using gm/id for sizing. In *2023 60th ACM/IEEE Design Automation Conference (DAC)*, pages 1–6. IEEE, 2023.
- [16] Jinxin Zhang et al. Automated design of complex analog circuits with multiagent based reinforcement learning. In *2023 60th ACM/IEEE Design Automation Conference (DAC)*, pages 1–6. IEEE, 2023.
- [17] Ahmet Budak et al. Dnn-Opt: An rl inspired optimization for analog circuit sizing using deep neural networks. In *2021 58th ACM/IEEE Design Automation Conference (DAC)*, pages 1219–1224. IEEE, 2021.
- [18] Youngchang Choi et al. MA-Opt: Reinforcement learning-based analog circuit optimization using multi-actors. In *2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, pages 1–5, 2023.
- [19] Kurtland Chua et al. Deep reinforcement learning in a handful of trials using probabilistic dynamics models. *Advances in neural information processing systems*, 31, 2018.
- [20] Michael Janner et al. When to trust your model: Model-based policy optimization. *Advances in neural information processing systems*, 32, 2019.
- [21] Wei Zhao et al. New generation of predictive technology model for sub-45 nm early design exploration. *IEEE Transactions on electron Devices*, 53(11):2816–2823, 2006.

SmartATPG: Learning-based Automatic Test Pattern Generation with Graph Convolutional Network and Reinforcement Learning

Wenxing Li^{1,2}, Hongqin Lyu¹, Shengwen Liang¹, Tiancheng Wang^{1,3} and Huawei Li^{1,2,3}

¹State Key Lab of Processors, Institute of Computing Technology, CAS, Beijing, China

²University of Chinese Academy of Sciences, Beijing, China

³CASTEST, Beijing, China

ABSTRACT

Automatic test pattern generation (ATPG) is a critical technology in integrated circuit testing. It searches for effective test vectors to detect all possible faults in the circuit as entirely as possible, thereby ensuring chip yield and improving chip quality. However, the process of searching for test vectors is NP-complete. At the same time, the large amount of backtracking generated during the search for test vectors can directly affect the performance of ATPG. In this paper, a learning-based ATPG framework, SmartATPG, is proposed to search for high-quality test vectors, reduce the number of backtracking during the search process, and thereby improve the performance of ATPG. SmartATPG utilizes graph convolutional network (GCN) to fully extract circuit feature information and efficiently explore the ATPG search space through reinforcement learning (RL). Experimental results indicate that the proposed SmartATPG outperforms traditional and artificial neural network (ANN)-based heuristic strategies on most benchmark circuits.

1 INTRODUCTION

Automatic test pattern generation (ATPG) has served as an essential procedure dedicated to searching for effective test patterns which detect as many faults as possible in circuits [1]. The pivotal goal of ATPG is to attain a compact test vector set with high fault coverage, a task that becomes more challenging and indispensable with the escalating complexity of chip design [2]. Many ATPG algorithms have been proposed, such as D-algorithm [3], PODEM [4], FAN [5], and other methods. These methods are mainly designed based on traditional heuristic strategies. As the scale and complexity of integrated circuits continue to climb, the inherent weakness of traditional heuristic strategies is amplified, leading to prolonged execution times and unsatisfied fault coverage.

The limitations of traditional heuristic strategies on large-scale integrated circuits have motivated researchers to seek better ways to enhance ATPG's ability. Fortunately, recognizing the capability of deep learning (DL) algorithms to automatically learn hierarchical representations from data, researchers attempt to apply DL to ATPG tasks for high test coverage and computation efficiency [9–12]. Specifically, in DL-based ATPG algorithms, DL models, particularly artificial neural networks (ANNs), are trained on vast datasets of circuit information to guide the decision-making process in structural ATPG algorithms, primarily focusing on PODEM in existing works.

This has resulted in significant improvements in reducing backtrack numbers. However, the existing DL-based ATPG algorithms heavily rely on the collected data, and the data's quality directly affects the model's quality. In addition, these solutions treat the search process of test patterns as a classification or regression problem [9–12], which cannot capture changes in circuit state.

In fact, ATPG is more suitable for being treated as an optimization problem, with the objective of finding effective test patterns for fault detection in digital circuits based on the context of the circuit's state. Reinforcement learning (RL) emerges as a promising solution to solve such combinatorial optimization problem [13]. With its capacity to perceive environmental changes through trial-and-error and feedback, RL's efficacy in capturing circuit characteristics has the potential to empower ATPG in navigating intricate search spaces and adapting to dynamic circuit states more flexibly. This adaptability could enable ATPG to discover optimal or near-optimal search strategies effectively.

To harness the full potential of RL and integrate it effectively into ATPG, we primarily tackle two key challenges. On the one hand, we transform the test pattern search process of ATPG into a Markov decision process (MDP) and define the state space, action space, state transition, and reward function corresponding to the RL task. To ensure that the agent obtained through RL training effectively guides the backtrack path selection, we meticulously design the reward function to align RL optimization with the path-searching problem. Another challenge lies in algorithm scalability. With modern designs becoming increasingly complex, representing the state space of a larger-size problem becomes a scalability bottleneck. Recognizing that the circuit netlist is inherently a graph, the ATPG process essentially involves searching for values that meet the specified requirements for designated nodes. However, existing methods have not fully considered the circuit's topology structure, and RL itself doesn't inherently capture topology representation. To bridge this gap, we employ a graph convolutional network (GCN) to capture both the topology of the circuit and additional relevant information, to represent the formation of a large graph into low-dimensional vectors for downstream tasks.

To this end, we propose a learning-based ATPG framework, SmartATPG, equipped with GCN and RL algorithms. The major contributions are listed as follows.

- We innovatively use RL algorithms to tackle the ATPG problem, which utilizes the trained agent to select the optimal path during backtracking.
- We represent the circuit netlist as a graph and utilize GCN to generate node embeddings, enabling the transfer of knowledge between different netlist topologies.
- In order to derive the RL agent to comprehend the circuit environment fully, we introduce the random network distillation (RND) mechanism into the framework to enhance the agent's exploration ability.
- Experimental results demonstrate the proposed SmartATPG outperforms traditional and ANN-based heuristic strategies on the majority of benchmark circuits.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than the author(s) must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from permissions@acm.org.

DAC '24, June 23–27, 2024, San Francisco, CA, USA

© 2024 Copyright held by the owner/author(s). Publication rights licensed to ACM.

ACM ISBN 979-8-4007-0601-1/24/06...\$15.00

<https://doi.org/10.1145/3649329.3656526>

2 BACKGROUND

2.1 Automatic Test Pattern Generation

Mainstream ATPG methods include structural ATPG [3–6] and Boolean satisfiability (SAT)-based ATPG [7, 8]. Boolean satisfiability (SAT)-based ATPG algorithms formulate the test pattern generation problem as a Boolean satisfiability problem, where the goal is to find a satisfying assignment to the Boolean variables that represent the circuit’s inputs and outputs [8]. However, the effectiveness of transforming the ATPG problem into a SAT instance significantly relies on the quality of the encoding. Different from SAT-based ATPG algorithms, structural-based ATPG algorithms are performed on the circuit directly. Common structural-based ATPG algorithms include methods like path-oriented decision making (PODEM) [4] and its variants [5, 6]. Taking the classical structural-based ATPG algorithm PODEM as an example, its process is as follows:

First, the fault is activated by modifying the status of the fault location to the opposite of the fault value. Then, the backtracing step starts from the first objective composed of the fault location and its state. A predecessor node with an unknown status is selected for backtracing toward the input direction until a primary input (PI) is reached. The PI is assigned a value to satisfy the objective’s state. A conflict check determines if there is a discrepancy between this assignment and the current circuit state. In case of a conflict, the assignment is revoked, triggering the exploration of alternative assignment schemes and initiating the backtracking process. If there is no conflict, the next objective is chosen for further backtracing, identifying a new PI and assigning a value. It is essential to note that, to propagate the fault effect to a primary output for fault detection, new objectives are consistently generated. This iterative process continues until a test vector capable of detecting the current fault is found, or the search space is exhausted, ultimately concluding that the fault under test is undetectable.

The selection of an optimal path during backtracing significantly impacts ATPG performance. Instead of randomly selecting the backtrace path, it is preferable to employ heuristic strategies for choosing backtrace paths based on available choices. For instance, PODEM utilizes Distance [4], SCOAP [16], and COP [17] to guide the backtracing process. Nevertheless, when dealing with very large-scale circuits, ATPG based on these traditional heuristic strategies requires excessively long execution times.

2.2 Deep Learning-based ATPG

Although DL algorithms have been extensively explored to address various problems encountered in chip design, such as high-level synthesis (HLS), floorplanning, placement, and routing [18], the application in ATPG is still in its early stages. Existing DL-based ATPG methods are predominantly built upon structural-based ATPG algorithms. These approaches often leverage ANNs to replace traditional heuristic strategies in guiding the backtracing decision-making process. Roy et al. integrated ANN with one hidden layer into PODEM to guide backtracing by prioritizing the available choice. This approach has shown promise in reducing the number of backtracks, thereby enhancing the performance of ATPG [10]. The same team also introduced a structured training methodology incorporating multiple heuristics [11]. Subsequently, to further enhance the ATPG efficiency, principal component analysis (PCA) is leveraged to pre-process the training data to reduce the ANN complexity [12]. Despite the benefits gained from using ANN, current approaches tend to view ATPG exclusively as a classification or regression problem, thereby imposing limitations on unlocking the full potential of DL.

2.3 Reinforcement Learning

Different from DL, reinforcement learning (RL) is a machine learning paradigm that involves an agent learning to make decisions through interactions with an environment, guided by principles from behavioral psychology [13]. In the context of RL, a formalization commonly used is the Markov decision process (MDP) as illustrated in Figure 1. At each time step t , the agent initiates the process in state s_t , takes an action a_t , transitions to a new state s_{t+1} , and receives a reward r_t from the environment. By repeating episodes, comprising sequences of states, actions, and rewards, the agent’s trajectory is fully characterized. The primary goal in an MDP is to determine a policy π , represented as a mapping from the state space to the action space ($\pi : S \rightarrow A$). The objective of this policy is to maximize the cumulative rewards. Different algorithms have been proposed for training policies in RL, such as Q-learning [14], policy gradient [13], proximal policy optimization (PPO) [15], and so on.




Figure 1: The Agent-Environment interaction in an MDP.

2.4 Graph Convolutional Network

Graph-based learning is an emerging paradigm in machine learning with diverse applications [19]. Before undertaking a specific task, it is essential to obtain representations of the nodes. These representations not only are based on the nodes’ individual attributes but also incorporate the structural information of the local neighborhood. The resulting embeddings can then be inputted into downstream tasks for further processing. Graph convolutional networks (GCNs) are a type of neural network architecture specifically designed for processing and analyzing graph-structured data.

GraphSAGE [20] leverages node feature information (e.g., text attributes) to efficiently generate node embeddings for previously unseen data. Instead of training individual embeddings for each node, this method learns a function that generates embeddings by sampling and aggregating features from a node’s local neighborhood.

3 PROPOSED APPROACH

3.1 Task Formulation

In this paper, we target the ATPG problem, aiming to search for high-quality test vectors in a vast search space. The primary objective of ATPG is to efficiently generate compact test vector sets with high fault coverage. In addition, it should ensure scalability to handle large-scale circuit designs without sacrificing performance.

To align the objectives of ATPG with RL’s goals of maximizing cumulative rewards, we meticulously designed the following MDP tailored to the needs of solving the ATPG problem.

1) **State Space:** In ATPG algorithms like PODEM, any decision on a primary input is made by choosing a sequence of lines to backtrace from an objective line. When detecting all faults in the circuit, this process potentially encounters all possible lines in the netlist. Therefore, for the RL algorithm to fully understand and simulate the circuit environment, all possible lines should be included in the state space.

2) **Action Space:** During the searching for backtrace paths, when the agent encounters a node with multiple fan-in paths, its choice of fan-in path crucially affects the state entered and the reward received. Please note that the fan-in sizes of different nodes may not be consistent. Therefore, the action space of each node is determined by its fan-in size.

3) **State Transition:** During each backtracing step, given the current line (current state), choosing any fan-in (action) will cause the agent to move to another line (next state).

4) **Reward Mechanism:** Backtracking during the test vector search process will have a great impact on the performance of ATPG, which will not only increase test time but also reduce fault coverage because of the waste of runtime. We meticulously design the reward to ensure that, while maximizing the reward, there is a reduction in backtracking.

3.2 SmartATPG Framework

Before diving into the design details, we introduce the overall flow of our learning-based ATPG with GCN and RL, SmartATPG, as illustrated in Figure 2. Unlike traditional or ANN-based heuristic strategies, SmartATPG extracts features from the netlist graph before utilizing RL policies to guide the path selection during backtrace, taking the circuit's topologies into account. Considering PODEM is well-suited for modeling as an MDP, and most existing ML-based ATPG methods are implemented based on this method, we instantiate our approach in PODEM [4].




Figure 2: Overview of the SmartATPG framework.

The proposed end-to-end network architecture comprises three essential components: First, circuit structure learning (Section 3.2.1): This involves applying GCN to generate node embeddings from the netlist graph, facilitating subsequent RL in acquiring more comprehensive state information. Second, search strategy learning (Section 3.2.2): This component employs an online RL algorithm to solve the path-searching problem in ATPG. Third, the agent boosting (Section 3.2.3): To enable the RL agent to comprehend the circuit environment fully, the RND is incorporated to enhance the agent's capacity for exploration. Further details will be provided in the following sections respectively.

3.2.1 Circuit Structure Learning To capture additional information, such as the topology structure of the circuit under test (CUT), we represent the circuit netlist as a graph and extract features through a GCN. Specifically, this representation is realized by modeling the circuit netlist as a directed graph, where the circuit's lines are mapped as nodes of the graph, and the interconnections between these lines

are delineated as the edges of the graph. In this graph-based representation, the attributes of a node, which represent the corresponding line in the circuit netlist, are characterized by logic gate type, logical level, fan-out count, and SCOAP measurements ($C0, C1, O$). Given the netlist graph, the GCN is implemented similarly to GraphSAGE to capture the intricate relationships and properties within the circuit. The node embedding is generated through a multiple-layer network involving aggregation and encoding, which can be formulated as follows.

$$h_{N(v)}^k \leftarrow \text{AGGREGATE}_k(\{h_u^{k-1}, \forall u \in N(v)\}) \quad (1)$$

$$h_v^k \leftarrow \sigma(W^k \cdot \text{CONCAT}(h_v^{k-1}, h_{N(v)}^k)) \quad (2)$$

Where in Equation (1), h_u^{k-1} denotes embeddings of node u at layer $k - 1$, AGGREGATE_k represents the aggregation function applied to node v and its neighborhood $N(v)$. Equation (2) is the encoding operation, comprising an embedding projection parameterized by the weight matrix W^k and a non-linear activation σ .

Through these processes, the GCN module captures and fuses both the local and neighboring features at each layer. In the end, the embedding for the entire graph is calculated as the mean of all node embeddings at the final graph convolution layer, which is then fed into the subsequent search strategy learning module.

3.2.2 Search Strategy Learning Utilizing the extracted graph information and state details, the RL agent is trained to guide the path selection during backtracing, informed by the learned search strategy. We first define the states, actions, and rewards within circuits to empower the RL agent. Then, we outline the learning process of the RL agent.




Figure 3: MDP state transitions in the CUT.

State design. The line traversed during PODEM backtracing is defined as the current state, encompassing information about the line's logic gate type g , logical level l , fan-out count n , SCOAP measurements s , and a mask vector m . Each state can be represented by a vector $[g, l, n, s, m]$. The mask vector enables the agent to learn to take into account the constraints imposed by the mask determined by the PODEM algorithm when making decisions. The length of the mask is determined by the maximum fan-in of the nodes in the CUT. The initial value of the mask is set based on the fan-in count of each node, with 1 for feasible operations and 0 for infeasible operations. Furthermore, for the fan-in whose previous set state has already met the expected logical state of the target node, its mask bit will transition from 1 to 0 to block the corresponding backtrace path. For example, consider a node with 3 fan-ins in a circuit where the maximum number of fan-ins is 4; the initial mask for this node would be set as $[1, 1, 1, 0]$. If the first fan-in satisfies the required logic state of the target node, the initial mask transitions from $[1, 1, 1, 0]$ to $[0, 1, 1, 0]$.

Action design. During backtracing, when the agent encounters a node with multiple fan-ins, the selected fan-in corresponds to the action it performs. In Figure 3, line f has two fan-in paths, which

means the agent has two possible actions in state s_f (Fig. 3 ①). For example, the agent can select action 1 (Fig. 3 ②) to evaluate the reward and make the agent enter the next state s_a (Fig. 3 ④). However, in practical circuit scenarios, the number of fan-in paths can differ among nodes, leading to a dynamically changing action space for the agent across various states. To address this, we use the initial mask vector to assist the agent in making more accurate action choices. This strategy ensures that the agent makes decisions only within the range of valid actions.

Reward design. In order to enable the agent to choose the optimal path during backtracing and minimize the number of backtracks, we design the following reward function:

$$\text{Reward} = \begin{cases} -0.1, & \text{if not PI} \\ 10 - \alpha * e^{\beta(\text{backtrack}_{\text{num}} + \text{visit}_{\text{num}})}, & \text{if PI but not done} \\ 100, & \text{if done and detected fault} \\ -100, & \text{if done but undetected fault} \end{cases} \quad (3)$$

In Equation (3), the negative reward (-0.1) before reaching a PI represents the potential gain for the agent before reaching a PI. This design strategy aims to encourage the agent to choose shorter paths and quickly reach a PI. Once the agent reaches a PI, the reward mechanism involves three factors (lines 2-4 of Equation (3)). The agent first receives an immediate reward (+10), indicating a successful location of a PI. However, if the located PI leads to backtracking, a penalty is imposed by $\text{backtrack}_{\text{num}}$ to encourage the agent to bypass paths that lead to backtracking. Additionally, to avoid the agent repeatedly visiting PIs that do not lead to backtracking, artificially increasing the total reward per round, we consider the number of times an agent visits a PI, denoted as $\text{visit}_{\text{num}}$, in the penalty mechanism to ensure that the total reward for a "game" round remains consistent with the number of backtracks.

In this reward mechanism, two crucial hyperparameters, α and β , play a vital role. A larger α value ensures that the agent receives clear feedback once a penalty is applied. A smaller β value ensures that the penalty's exponential growth rate is relatively slow, adapting to the characteristics of the PODEM algorithm, where producing a low value of $\text{backtrack}_{\text{num}}$ and $\text{visit}_{\text{num}}$ at a PI point is common.

Ultimately, when the agent successfully acquires a set of valid test vectors, thereby detecting the current fault, it receives a substantial reward (+100). Similarly, if the agent fails to acquire a test vector set for detecting the fault after reaching a preset limit of backtracks, it incurs a significant penalty (-100). The high rewards and penalties aid the agent in comprehending the human-defined concepts of "task completion" and "incomplete task."

Learning process. As shown in Figure 2, we first concentrate the node embeddings and the designed state representations into a 1-D vector. This consolidated vector is then used as the input for both the Actor, which facilitates action decisions, and the Critic, which estimates the strategic value at each step. The Actor parameterized with θ outputs the probability distribution over actions $\pi_\theta(a|s)$. While the Critic C_ϕ calculates the estimated value based on the current state s_t and the next state s_{t+1} . The Actor decides on actions, and the Critic assesses their outcomes as feedback. At the same time, the reward r_t is generated by the environment according to Equation (3). Following this, an estimation of the advantage is calculated by:

$$A_t(s_t, a_t) = r_t + \gamma C_\phi(s_{t+1}) - C_\phi(s_t) \quad (4)$$

The Actor's loss is determined by the expectation of the cumulative reward, as indicated in Equation (5), whereas the Critic's loss, derived

from the mean squared error, is depicted by Equation (6):

$$L_{\pi_\theta}^{\text{CLIP}} = E_{\tau \sim \pi_\theta} \left[\sum_{t=0}^T [\rho_t(\pi_\theta, \pi_{\theta_k}) A_t, \text{clip}(\rho_t(\pi_\theta, \pi_{\theta_k}), 1 - \epsilon, 1 + \epsilon) A_t] \right] \quad (5)$$

$$L(\phi) = E_{s_t, s_{t+1}, r_t} [A_t(s_t, a_t)^2] \quad (6)$$

Then, the Actor and Critic are updated utilizing the gradient algorithm to minimize the loss, with the PPO algorithm applied to control the model update amplitude, thereby safeguarding the model's stability [15].

3.2.3 The Agent Boosting While the interaction between the agent and the environment is crucial for RL algorithms, in circuit environments with high-dimensional state spaces, the vastness of the state space adds complexity to this interaction. Furthermore, through reward design, we find that the reward signals during the search for test vectors are relatively sparse. Therefore, we incorporate random network distillation (RND) as an auxiliary task within the PPO algorithm, with the aim of enhancing the agent's efficiency in exploring the circuit environment.

RND employs two pivotal neural networks: a fixed and randomly initialized target network, which sets the prediction problem, and a predictor network, which is trained on data collected by the agent. The target network takes an observation to an embedding $f : \mathcal{O} \rightarrow \mathbb{R}^k$ and the predictor network $\hat{f} : \mathcal{O} \rightarrow \mathbb{R}^k$ is trained by gradient descent to minimize the expected MSE $\|\hat{f}(x; \theta) - f(x)\|^2$ with respect to its parameters $\theta_{\hat{f}}$. This procedure refines a randomly initialized neural network into one that is trained. A higher prediction error is anticipated for new states that differ from those on which the predictor has been trained [21].

4 EXPERIMENTAL RESULTS

4.1 Experimental Setup

The benchmark circuits used in the experiments were sourced from the ISCAS'85 and ISCAS'89 benchmarks. We selected 100 hard-to-detect faults from each of the c6288 and s38417 circuits for training, respectively, and all (testable and redundant) faults of the other circuits in ISCAS'85 and ISCAS'89 are used for testing. For the hyperparameter of our proposed SmartATPG, we set α and β of the objective function as 7.5 and 0.07, respectively. The Actor and Critic learning rates are configured as 0.001 and 0.01, respectively. The experiments were conducted on NVIDIA A100 GPU and Intel Xeon Silver 4216 CPU @ 2.10GHz.

4.2 Performance Comparison

To evaluate the proposed SmartATPG, we compare it with heuristic strategies including Distance [4], SCOAP [16], and ANN [11]. To ensure a fair comparison, the ANN is configured with the same settings as described in [11]. Figure 4 presents the comparative performance results in terms of four key metrics in test generation, including the number of backtracks and backtraces, run time, and fault coverage. It can be seen that SmartATPG outperforms other methods in these four aspects.

Under the SmartATPG framework, backtracking is substantially reduced compared to Distance, SCOAP, and ANN-based heuristics, with an average reduction of 2.17x, 2.24x, and 1.54x, respectively. This suggests that the agent effectively learns an optimal backtracing strategy from the circuit environment. The ANN-based heuristic strategy shows a lower average number of backtracks compared to traditional




Figure 4: Evaluation on the benchmark circuits of ISCAS'85 and ISCAS'89, with different strategies.

heuristic approaches, indicating that deep learning methods are capable of extracting knowledge from circuit data to optimize the test vector search process.

However, we observed that the ANN-based heuristic strategy underperforms in circuits such as c7552 and s38584, among others, which could be attributed to the more complex environment of these circuits. In comparison, SmartATPG showed better performance on these circuits. This is due to the ability of RL to develop an effective backtracing search strategy through continuous interaction with the circuit environment. Furthermore, compared to other heuristic algorithms, the GCN architecture in SmartATPG enables it to acquire more circuit information, meanwhile enhancing the model's scalability.

4.3 Ablation Study

To investigate the contributions of GCN and RND to the proposed SmartATPG framework, we conducted a series of ablation experiments. The experimental setup is categorized into three distinct configurations: first, employing the RL algorithm in isolation to establish

a baseline (RL-only); second, augmenting the RL framework with GCN to assess the impact of graph-based learning (w/o RND); and third, the full SmartATPG model, which encompasses both GCN and RL, further enhanced with RND.

Table 1 shows the performance of the above three configurations on benchmark circuits. Firstly, we assess the impact of GCN on our framework's performance. Secondly, we delve into investigating the influence of RND on the framework's effectiveness. The experimental results comparing w/o RND and RL-only show that GCN is beneficial for reducing the number of backtraces, decreasing runtime, and enhancing fault coverage. This may be attributed to the graph representation capturing the topology of the circuit, with GCN extracting more valuable information through embeddings. SmartATPG outperforms w/o RND in four aspects, which proves the role of RND in enhancing the ability of the agent to find the optimal backtracing strategy.

In summary, the results from Table 1 clearly demonstrate that SmartATPG surpasses frameworks devoid of either GCN or RND.

Table 1: Evaluation of RL, GCN, and RND on performance

Bench	Backtrack (times)			Backtrace (times)			Run Time (ms)			Fault Coverage (%)		
	RL-only	w/o. RND	Smart ATPG	RL-only	w/o. RND	Smart ATPG	RL-only	w/o. RND	Smart ATPG	RL only	w/o. RND	Smart ATPG
c432	5296	3497	3444	5184	3807	3674	65	49	46	98.736	98.851	98.851
c499	1878	974	925	3384	2551	2505	32	26	25	99.692	99.846	99.846
c1355	3994	2350	1678	6300	4797	4098	155	141	123	99.959	99.919	99.939
c1908	2627	1516	1367	4422	3510	3288	148	122	120	99.790	99.790	99.790
c2670	9285	8420	7674	13545	10083	9895	587	479	475	98.304	98.288	98.304
c3540	9676	9634	9480	9572	9547	9592	701	654	683	99.265	99.254	99.265
c5315	2032	2085	1494	4387	4259	3863	940	951	930	99.813	99.813	99.813
c6288	2419	1476	2033	2828	4363	2413	966	1479	897	99.958	99.958	99.958
c7552	14981	14845	12137	21999	21296	21278	2182	2064	2393	99.128	99.123	99.179
s5378	430	331	327	3780	3682	3462	706	674	617	99.780	99.840	99.860
s9234	22921	17436	16753	24107	20030	19600	1706	1574	1568	98.796	99.015	99.031
s13207	421	355	347	5686	5376	5483	6815	6449	5890	100	100	100
s15850	10082	7605	7028	16238	14235	13736	7956	7493	6916	99.489	99.707	99.669
s35932	22	22	21	238	620	239	6069	6824	5679	100	100	100
s38417	21654	18979	17900	41279	38180	36768	94318	93000	91204	99.753	99.796	99.823
s38584	2695	2223	2178	11200	10951	10993	88257	87337	86047	99.822	99.814	99.851
average	6901	5734	5299	10884	9830	9430	13225	13082	12726	99.518	99.563	99.574

This highlights the GCN’s superior capability in extracting more efficient feature expressions compared to the original state features. Furthermore, RND enhances the RL agent’s comprehension of the circuit environment.

5 CONCLUSION

This paper introduces SmartATPG, an end-to-end learning-based ATPG framework incorporating GCN and RL. Unlike existing DL-based ATPG methods that treat backtracing decision-making as a classification or regression problem, we transform the ATPG process into an MDP and employ RL to train a powerful agent to make decisions regarding path selection during backtrace. To capture the topological information of the circuit and improve scalability, we leverage GCN to generate node embeddings, ingeniously combining them with RL to create a scalable end-to-end learning scheme. Additionally, we introduce the RND into the framework to enhance the agent’s exploration ability. Experimental results demonstrate that SmartATPG reduces the number of backtracks and backtraces in comparison with previous methods, leading to improved ATPG performance.

ACKNOWLEDGMENTS

This work is supported by the National Natural Science Foundation of China (NSFC) under grant No. (92373206, 62090024, 62202453, U20A20202). The corresponding author is Huawei Li.

REFERENCES

- [1] M. H. Schulz and E. Auth, “Advanced automatic test pattern generation and redundancy identification techniques,” in 1988 International Symposium on Fault-Tolerant Computing. Digest of Papers, 1988, pp. 30-35.
- [2] O. H. Ibarra and S. K. Sahni, “Polynomially complete fault detection problems,” IEEE Transactions on Computers, vol. 100, no. 3, pp. 242-249, 1975.
- [3] J. P. Roth, “Diagnosis of automata failures: A calculus and a method,” IBM Journal of Research and Development, vol. 10, no. 4, pp. 278-291, 1966.

- [4] P. Goel, “An implicit enumeration algorithm to generate tests for combinational logic circuits,” IEEE Transactions on Computers, vol. 30, no. 03, pp. 215-222, 1981.
- [5] H. Fujiwara and T. Shimono, “On the acceleration of test generation algorithms,” IEEE Transactions on Computers, vol. 32, no. 12, pp. 1137-1144, 1983.
- [6] T. Niermann and J. H. Patel, “HITEC: a test generation package for sequential circuits,” in 1991 European Design Automation Conference (EURO-DAC), 1991, pp. 214-218.
- [7] T. Larrabee, “Test pattern generation using Boolean satisfiability,” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 11, no. 1, pp. 4-15, 1992.
- [8] J. Huang, H. L. Zhen, N. Wang, et al., “Neural Fault Analysis for SAT-based ATPG,” in 2022 International Test Conference (ITC), 2022, pp. 36-45.
- [9] A. Zorian, B. Shanyour, and M. Vaseekar, “Machine learning-based DFT recommendation system for ATPG QOR,” in 2019 International Test Conference (ITC), 2019, pp. 1-7.
- [10] S. Roy, S. K. Millican, and V. D. Agrawal, “Machine intelligence for efficient test pattern generation,” in 2020 International Test Conference (ITC), 2020, pp. 1-5.
- [11] S. Roy, S. K. Millican, and V. D. Agrawal, “Training neural network for machine intelligence in automatic test pattern generator,” in 2021 International Conference on VLSI Design (VLSID), 2021, pp. 316-321.
- [12] S. Roy, S. K. Millican, and V. D. Agrawal, “Principal component analysis in machine intelligence-based test generation,” in 2021 Microelectronics Design and Test Symposium (MDTS), 2021, pp. 1-6.
- [13] R. S. Sutton and A. G. Barto, “Reinforcement learning,” A Bradford Book, vol. 15, no. 7, pp. 665-685, 1998.
- [14] C. J. C. H. Watkins and P. Dayan, “Q-learning,” Machine Learning, vol. 8, pp. 279-292, 1992.
- [15] J. Schulman, F. Wolski, P. Dhariwal, et al., “Proximal Policy Optimization Algorithms,” in arXiv preprint arXiv:1707.06347, 2017.
- [16] L. H. Goldstein and E. L. Thigpen, “SCOAP: Sandia controllability/observability analysis program,” in 1980 Design Automation Conference (DAC), 1980, pp. 190-196.
- [17] F. Brglez, “On testability analysis of combinational circuits,” in 1984 International Symposium on Circuits and Systems (ISCAS), 1984, pp. 221-225.
- [18] W. He, X. Li, X. Song, et al., “Chip design with machine learning: A survey from algorithm perspective,” Science China Information Sciences, vol. 66, no. 11, pp. 1-31, 2023.
- [19] H. Cai, V. W. Zheng, and K. C. C. Chang, “A comprehensive survey of graph embedding: Problems, techniques, and applications,” IEEE Transactions on Knowledge and Data Engineering, vol. 30, no. 9, pp. 1616-1637, 2018.
- [20] Hamilton W, Ying Z, and Leskovec J, “Inductive representation learning on large graphs,” in 2017 Neural Information Processing Systems (NIPS), 2017, pp. 1025-1035.
- [21] Y. Burda, H. Edwards, A. Storkey, et al., “Exploration by Random Network Distillation,” in arXiv preprint arXiv:1810.12894, 2018.